# 2:1 Multiplexers and 1:2 Demultiplexers with Loopback 

## Applications

High-Speed Telecom/Datacom Equipment
Central Office Backplane Clock Distribution
DSLAM
Protection Switching
Fault-Tolerant Systems


#### Abstract

\section*{General Description}

The MAX9394/MAX9395 consist of a 2:1 multiplexer and a 1:2 demultiplexer with loopback. The multiplexer section (channel B) accepts two low-voltage differential signaling (LVDS) inputs and generates a single LVDS output. The demultiplexer section (channel A) accepts a single LVDS input and generates two parallel LVDS outputs. The MAX9394/MAX9395 feature a loopback mode that connects the input of channel A to the output of channel B and connects the selected input of channel $B$ to the outputs of channel $A$. Three LVCMOS/LVTTL logic inputs control the internal connections between inputs and outputs, one for the multiplexer portion of channel B (BSEL), and the other two for loopback control of channels A and B (LB_SELA and LB_SELB). Independent enable inputs for each differential output pair provide additional flexibility. Fail-safe circuitry forces the outputs to a differential low condition for undriven inputs or when the commonmode voltage exceeds the specified range. The MAX9394 provides high-level input fail-safe detection for HSTL, LVDS, and other GND-referenced differential inputs. The MAX9395 provides low-level fail-safe detection for CML, LVPECL, and other $\mathrm{V}_{\mathrm{CC}}$-referenced differential inputs. Ultra low 91psp-p (max) pseudorandom bit sequence (PRBS) jitter ensures reliable communications in highspeed links that are highly sensitive to timing error, especially those incorporating clock-and-data recovery, or serializers and deserializers. The high-speed switching performance guarantees 1.5 GHz operation and less than 87ps (max) skew between channels. LVDS inputs and outputs are compatible with the TIA/EIA-644 LVDS standard. The LVDS outputs drive $100 \Omega$ loads. The MAX9394/MAX9395 are offered in 32pin TQFP and 28-pin thin QFN packages and operate over the extended temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$.


Faut-Tolerant Syster

Pin Configurations and Functional Diagram appear at end of data sheet.

Features<br>- Guaranteed 1.5 GHz Operation with 250 mV Differential Output Swing<br>- Simultaneous Loopback Control<br>- 2ps(RMS) (max) Random Jitter<br>- AC Specifications Guaranteed for 150 mV Differential Input<br>- Signal Inputs Accept Any Differential Signaling Standard<br>- LVDS Outputs for Clock or High-Speed Data<br>- High-Level Input Fail-Safe Detection (MAX9394)<br>- Low-Level Input Fail-Safe Detection (MAX9395)<br>- +3.0V to +3.6V Supply Voltage Range<br>- LVCMOS/LVTTL Logic Inputs

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX9394EHJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32 TQFP |
| MAX9394ETI* | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 Thin QFN |
| MAX9395EHJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32 TQFP |
| MAX9395ETI* | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 Thin QFN |

*Future product-contact factory for availability.
Typical Operating Circuit


## 2:1 Multiplexers and 1:2 Demultiplexers with Loopback

## ABSOLUTE MAXIMUM RATINGS



Junction-to-Case Thermal Resistance 28 -Pin $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ Thin QFN. $+2^{\circ} \mathrm{C} / \mathrm{W}$ Operating Temperature Range ........................... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Junction Temperature ..................................................... $+150^{\circ} \mathrm{C}$ Storage Temperature Range ............................. $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ ESD Protection (Human Body Model)
(IN_ _, $\mathbb{I N}_{-}^{-}$, OUT_ _, OUT_- $_{-}^{-}, E N_{-}$, SEL_, LB_SEL_) .. $\pm 2 \mathrm{kV}$ Soldering Temperature (10s)........................................... $300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS

$\left(V_{C C}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega \pm 1 \%, \mathrm{EN}_{-}=\mathrm{V}_{C C}, \mathrm{~V}_{C M}=+0.05 \mathrm{~V}$ to $(\mathrm{V} C \mathrm{C}-0.6 \mathrm{~V})(\mathrm{MAX9394}), \mathrm{V}_{\mathrm{CM}}=+0.06 \mathrm{~V}$ to ( $\mathrm{VCC}-0.05 \mathrm{~V}$ ) (MAX9395), $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}$, $\mathrm{IV}_{\text {ID }}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=+1.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 1, 2, and 3)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LVCMOS/LVTTL INPUTS (EN_ _, BSEL, LB_SEL_) |  |  |  |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  |  | 2.0 |  | VCC | V |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ |  |  | 0 |  | 0.8 | V |
| Input High Current | $\mathrm{IIH}^{\text {H }}$ | $\mathrm{V}_{\text {IN }}=+2.0 \mathrm{~V}$ |  | 0 |  | 20 | $\mu \mathrm{A}$ |
| Input Low Current | IIL | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ to |  | 0 |  | 10 | $\mu \mathrm{A}$ |
| DIFFERENTIAL INPUTS (IN_ _, $\overline{\mathbf{I N}}_{--}$) |  |  |  |  |  |  |  |
| Differential Input Voltage | VID | $\mathrm{V}_{\text {ILD }} \geq 0 \mathrm{~V}$ and $\mathrm{V}_{\text {IHD }} \leq \mathrm{V}_{\text {CC }}$, Figure 1 |  | 0.1 |  | 3.0 | V |
| Input Common-Mode Range | VCM | MAX9394 |  | 0.05 |  | $\begin{gathered} \hline \mathrm{VCC}^{-} \\ 0.6 \\ \hline \end{gathered}$ | V |
|  |  | MAX9395 |  | 0.6 |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}- \\ 0.05 \end{gathered}$ |  |
| Input Current | $\begin{aligned} & \mathrm{I} \mathrm{~N}_{-}, \\ & \sqrt{1 \mathrm{~N}_{-}} \end{aligned}$ | MAX9394 | $\|\mathrm{VID}\| \leq 3.0 \mathrm{~V}$ | -75 |  | 10 | $\mu \mathrm{A}$ |
|  |  | MAX9395 |  | -10 |  | 100 |  |
| LVDS OUTPUTS (OUT_ _, $\overline{\text { OUT }}_{--}$) |  |  |  |  |  |  |  |
| Differential Output Voltage | VOD | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ |  | 250 | 350 | 450 | mV |
| Change in Magnitude of $V_{O D}$ Between Complementary Output States | $\Delta \mathrm{V}_{\mathrm{OD}}$ | Figure 2 |  |  | 1.0 | 50 | mV |
| Offset Common-Mode Voltage | Vos | Figure 2 |  | 1.125 | 1.25 | 1.375 | V |
| Change in Magnitude of VOS Between Complementary Output States | $\Delta \mathrm{V}$ OS | Figure 2 |  |  | 1.0 | 50 | mV |

# 2:1 Multiplexers and 1:2 Demultiplexers with Loopback 

## DC ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{VCC}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega \pm 1 \%, \mathrm{EN}_{-}=\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CM}}=+0.05 \mathrm{~V}$ to ( $\mathrm{VCC}-0.6 \mathrm{~V}$ ) (MAX9394), $\mathrm{V}_{\mathrm{CM}}=+0.06 \mathrm{~V}$ to ( $\mathrm{VCC}-0.05 \mathrm{~V}$ ) (MAX9395), $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{I} \mathrm{V}_{\text {ID }}=0.2 \mathrm{~V}, \mathrm{~V}_{C M}=+1.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 1, 2, and 3)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Short-Circuit Current (Output(s) Shorted to GND) | Ilos\| | $\begin{aligned} & V_{I D}= \pm 100 \mathrm{mV} \\ & \text { (Note 4) } \end{aligned}$ | VOUT__ or V $\overline{O U T}_{--}^{-}=0 \mathrm{~V}$ |  | 30 | 40 | mA |
|  |  |  | $\begin{aligned} & \text { VOUT_- }_{=}= \\ & \text {VOUT_- }=0 \mathrm{~V} \end{aligned}$ |  | 17 | 24 |  |
| Output Short-Circuit Current (Outputs Shorted Together) | Ilosbl | $\mathrm{V}_{\text {ID }}= \pm 100 \mathrm{mV}, \mathrm{V}_{\text {OUT_- }}=\mathrm{V}_{\text {OUT }_{-}^{-}}^{-}($Note 4) |  |  | 5 | 12 | mA |
| SUPPLY CURRENT |  |  |  |  |  |  |  |
| Supply Current | IcC | $\mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{EN}_{--}=\mathrm{V}_{C C}$ |  |  | 53 | 65 | mA |
|  |  | $R_{L}=100 \Omega, E N_{-}=V_{C C}$, switching at 670 MHz (1.34Gbps) |  |  | 53 | 65 |  |

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{CC}}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{f}_{\mathrm{IN}}<1.34 \mathrm{GHz}, \mathrm{t}_{\mathrm{R}} \mathrm{IN}=\mathrm{tF}_{\mathrm{I}} \mathrm{IN}=125 \mathrm{ps}, \mathrm{R}_{\mathrm{L}}=100 \Omega \pm 1 \%, \mathrm{IV}_{\mathrm{ID}} \geq 150 \mathrm{mV}, \mathrm{V}_{\mathrm{CM}}=+0.075 \mathrm{~V}$ to ( $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$ ) (MAX9394 only), $\mathrm{V}_{\mathrm{CM}}=+0.6 \mathrm{~V}$ to ( $\mathrm{VCC}-0.075 \mathrm{~V}$ ) (MĀX9395 only), $E N_{--}=\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{I} \mathrm{V}_{\mathrm{ID}} \mathrm{I}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=+1.2 \mathrm{~V}, \mathrm{f}_{\mathrm{IN}}=1.34 \mathrm{GHz}, \overline{\mathrm{T}_{\mathrm{A}}}=+25^{\circ} \mathrm{C}$.) (Note 5)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SEL to Switched Output | tswitch | Figure 3 |  |  | 1.1 | ns |
| Disable Time to Differential Output Low | tPHD | Figure 4 |  |  | 1.7 | ns |
| Enable Time to Differential Output High | tPDH | Figure 4 |  |  | 1.7 | ns |
| Switching Frequency | $f_{\text {MAX }}$ | $\mathrm{V}_{\mathrm{OD}} \geq 250 \mathrm{mV}$ | 1.5 | 2.2 |  | GHz |
| Low-to-High Propagation Delay | tPLH | Figures 1,5 | 340 | 567 | 720 | ps |
| High-to-Low Propagation Delay | tPHL | Figures 1, 5 | 340 | 562 | 720 | ps |
| Pulse Skew ItpLH - tpHLI | tSKEW | Figures 1, 5 (Note 6) |  | 12.4 | 86 | ps |
| Output Channel-to-Channel Skew | tccs | Figure 6 (Note 7) |  | 16 | 87 | ps |
| Output Low-to-High Transition Time (20\% to 80\%) | tR | $\mathrm{fin}_{-}=100 \mathrm{MHz}$, Figures 1, 5 | 112 | 154 | 187 | ps |
| Output High-to-Low Transition Time (80\% to 20\%) | $\mathrm{tF}_{\text {F }}$ | $\mathrm{fin}_{-}=100 \mathrm{MHz}$, Figures 1, 5 | 112 | 152 | 187 | ps |
| Added Random Jitter | trJ | $\mathrm{f}_{\mathrm{N}} \mathrm{N}_{-}=1.34 \mathrm{GHz}$, clock pattern (Note 8) |  |  | 2 | ps(RMS) |
| Added Deterministic Jitter | tDJ | 1.34Gbps, $2^{23}-1$ PRBS (Note 8) |  | 60 | 91 | psp-P |

Note 1: Measurements obtained with the device in thermal equilibrium. All voltages referenced to GND except $\mathrm{V}_{\text {ID }}, \mathrm{V}_{\text {OD }}$, and $\Delta \mathrm{V}_{\text {OD }}$.
Note 2: Current into the device defined as positive. Current out of the device defined as negative.
Note 3: DC parameters production tested at $T_{A}=+25^{\circ} \mathrm{C}$ and guaranteed by design and characterization for $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
Note 4: Current through either output.
Note 5: Guaranteed by design and characterization. Limits set at $\pm 6$ sigma.
Note 6: tSKEW is the magnitude difference of differential propagation delays for the same output over the same condtions. $\mathrm{tSKEW}=$ ItPHL - tpLHI.
Note 7: Measured between outputs of the same device at the signal crossing points for a same-edge transition under the same conditions. Does not apply to loopback mode.
Note 8: Device jitter added to the differential input signal.

## 2:1 Multiplexers and 1:2 Demultiplexers with Loopback

DIFFERENTIAL INPUT CURRENT vs. VIHD

$\left(\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{IV}\right.$ ID $=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=+1.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{fIN}=1.34 \mathrm{GHz}$, Figure 5. $)$



MAX9394
PROPAGATION DELAY
vs. TEMPERATURE



MAX9394 DIFFERENTIAL INPUT CURRENT
vs. TEMPERATURE

Typical Operating Characteristics

OUTPUT RISE/FALL TIME
vs. TEMPERATURE


MAX9395 DIFFERENTIAL INPUT CURRENT
vs. TEMPERATURE


MAX9395
DIFFERENTIAL INPUT CURRENT vs. VILD


# 2:1 Multiplexers and 1:2 Demultiplexers with Loopback 

Pin Description

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| TQFP | QFN |  |  |
| $\begin{gathered} 1,2,3,30 \\ 31,32 \end{gathered}$ | 1, 2, 28 | N.C. | No Connection. Not internally connected. |
| 4, 9, 20, 25 | 3, 8, 18, 23 | GND | Ground |
| 5 | 4 | ENB | Channel B Output Enable. Drive ENB high to enable the LVDS outputs for channel B. An internal $435 \mathrm{k} \Omega$ resistor to GND pulls ENB low when unconnected. |
| 6 | 5 | OUTB | Channel B LVDS Noninverting Output. Connect a $100 \Omega$ termination resistor between OUTB and $\overline{\text { OUTB }}$ at the receiver inputs to ensure proper operation. |
| 7 | 6 | $\overline{\text { OUTB }}$ | Channel B LVDS Inverting Output. Connect a $100 \Omega$ termination resistor between OUTB and OUTB at the receiver inputs to ensure proper operation. |
| 8, 13, 24, 29 | 7, 22, 27 | VCC | Power-Supply Input. Bypass each VCc to GND with a $0.1 \mu \mathrm{~F}$ and $0.01 \mu \mathrm{~F}$ ceramic capacitor. Install both bypass capacitors as close to the device as possible, with the $0.01 \mu \mathrm{~F}$ capacitor closest to the device. |
| 10 | 9 | $\overline{1 N B 0}$ | LVDS/HSTL (MAX9394) or LVPECL/CML (MAX9395) Inverting Input. An internal 128k $\Omega$ pullup resistor to VCC pulls the input high when unconnected (MAX9394). An internal $68 \mathrm{k} \Omega$ resistor to GND pulls the input low when unconnected (MAX9395). |
| 11 | 10 | INB0 | LVDS/HSTL (MAX9394) or LVPECL/CML (MAX9395) Noninverting Input. An internal $128 \mathrm{k} \Omega$ pullup resistor to VCC pulls the input high when unconnected (MAX9394). An internal $68 \mathrm{k} \Omega$ resistor to GND pulls the input low when unconnected (MAX9395). |
| 12 | 11 | LB_SELB | Loopback Select for Channel B Output. Connect LB_SELB to GND or leave unconnected to reproduce the INB_ ( $\overline{\mathrm{INB}}$ _) differential inputs at OUTB ( $\overline{\mathrm{OUTB}}$ ). Connect LB_SELB to VCC to loop back the INA (INA) differential inputs to OUTB ( $\overline{O U T B}$ ). An internal $435 \mathrm{k} \Omega$ resistor to GND pulls LB_SELB low when unconnected. |
| 14 | 12 | $\overline{\text { INB1 }}$ | LVDS/HSTL (MAX9394) or LVPECL/CML (MAX9395) Inverting Input. An internal $128 \mathrm{k} \Omega$ pullup resistor to VCC pulls the input high when unconnected (MAX9394). An internal $68 \mathrm{k} \Omega$ resistor to GND pulls the input low when unconnected (MAX9395). |
| 15 | 13 | INB1 | LVDS/HSTL (MAX9394) or LVPECL/CML (MAX9395) Noninverting Input. An internal $128 \mathrm{k} \Omega$ pullup resistor to $\mathrm{V}_{\mathrm{CC}}$ pulls the input high when unconnected (MAX9394). An internal $68 \mathrm{k} \Omega$ resistor to GND pulls the input low when unconnected (MAX9395). |
| 16 | 14 | BSEL | Channel B Multiplexer Control Input. Selects the differential input to reproduce at the B channel differential output. Connect BSEL to GND or leave unconnected to select the INBO (INBO) set of inputs. Connect BSEL to VCC to select the INB1 (INB1) set of inputs. An internal $435 \mathrm{k} \Omega$ resistor to GND pulls BSEL low when unconnected. |
| 17 | 15 | ENA1 | Channel A1 Output Enable. Drive ENA1 high to enable the A1 LVDS outputs. An internal $435 \mathrm{k} \Omega$ resistor to GND pulls the ENA1 low when unconnected. |
| 18 | 16 | OUTA1 | Channel A1 LVDS Inverting Output. Connect a $100 \Omega$ termination resistor between OUTA1 and OUTA1 at the receiver inputs to ensure proper operation. |
| 19 | 17 | OUTA1 | Channel A1 LVDS Noninverting Output. Connect a $100 \Omega$ termination resistor between OUTA1 and OUTA1 at the receiver inputs to ensure proper operation. |

# 2:1 Multiplexers and 1:2 Demultiplexers with Loopback 

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| TQFP | QFN |  |  |
| 21 | 19 | ENAO | Channel A0 Output Enable. Drive ENAO high to enable the AO LVDS outputs. An internal $435 \mathrm{k} \Omega$ resistor to GND pulls ENAO low when unconnected. |
| 22 | 20 | OUTAO | Channel AO LVDS Inverting Output. Connect a $100 \Omega$ termination resistor between OUTAO and OUTAO at the receiver inputs to ensure proper operation. |
| 23 | 21 | OUTAO | Channel AO LVDS Noninverting Output. Connect a $100 \Omega$ termination resistor between OUTAO and OUTAO at the receiver inputs to ensure proper operation. |
| 26 | 24 | INA | LVDS/HSTL (MAX9394) or LVPECL/CML (MAX9395) Noninverting Input. An internal $128 \mathrm{k} \Omega$ pullup resistor to VCC pulls the input high when unconnected (MAX9394). An internal $68 \mathrm{k} \Omega$ resistor to GND pulls the input low when unconnected (MAX9395). |
| 27 | 25 | $\overline{\text { INA }}$ | LVDS/HSTL (MAX9394) or LVPECL/CML (MAX9395) Inverting Input. An internal $128 \mathrm{k} \Omega$ pullup resistor to VCC pulls the input high when unconnected (MAX9394). An internal $68 \mathrm{k} \Omega$ resistor to GND pulls the input low when unconnected (MAX9395). |
| 28 | 26 | LB_SELA | Loopback Select for Channel A Output. Connect LB_SELA to GND or leave unconnected to reproduce the INA (INA) differential inputs at OUTA_ ( $\overline{O U T A}$ ). Connect LB_SELA to VCC to loop back the INB_ (INB_) differential inputs to OUTA_ ( $\overline{\text { OUTA_}})$. An internal $435 \mathrm{k} \Omega$ resistor to GND pulls LB_SELA low when unconnected. |
| - | - | EP | Exposed Paddle. Connect to GND for optimal thermal and EMI characteristics. |

Detailed Description
The LVDS interface standard provides a signaling method for point-to-point communication over a con-trolled-impedance medium as defined by the ANSI TIA/EIA-644 standard. LVDS utilizes a lower voltage swing than other communication standards, achieving higher data rates with reduced power consumption, while reducing EMI emissions and system susceptibility to noise.
The MAX9394/MAX9395 high-speed, low-power 2:1 multiplexers and 1:2 demultiplexers with loopback provide signal redundancy switching in telecom and storage applications. These devices select one of two remote signal sources for local input and buffer a single local output signal to two remote receivers.
The multiplexer section (channel B) accepts two differential inputs and generates a single LVDS output. The demultiplexer section (channel A) accepts a single differential input and generates two parallel LVDS outputs. The MAX9394/MAX9395 feature a loopback mode that connects the input of channel $A$ to the output of channel $B$ and connects the selected input of channel B to the outputs of channel A. LB_SELA and LB_SELB provide independent loopback control for each channel.

Three LVCMOS/LVTTL logic inputs control the internal connections between inputs and outputs, one for the multiplexer portion of channel B ( BSEL ), and the other two for loopback control of channels A and B (LB_SELA and LB_SELB). Independent enable inputs for each differential output pair provide additional flexibility.

## Input Fail-Safe

The differential inputs of the MAX9394/MAX9395 possess internal fail-safe protection. Fail-safe circuitry forces the outputs to a differential-low condition for undriven inputs or when the common-mode voltage exceeds the specified range. The MAX9394 provides high-level input fail-safe detection for LVDS, HSTL, and other GND-referenced differential inputs. The MAX9395 provides low-level input fail-safe detection for LVPECL, CML, and other VCc-referenced differential inputs.

## Select Function

BSEL selects the differential input pair to transmit through OUTB ( $\overline{\text { OUTB }}$ ) for LB_SELB = GND or through OUTA_ (OUTA_) for LB_SELA = VCC. LB_SEL_ controls the loopback function for each channel. Connect LB_SEL_ to GND to select the normal inputs for each channel. Connect LB_SEL_ to $\mathrm{V}_{\mathrm{CC}}$ to enable the loop-

# 2:1 Multiplexers and 1:2 Demultiplexers with Loopback 

back function. The loopback function routes the input of channel A to the output of channel B, and the inputs of channel B to the outputs of channel A. See Tables 1 and 2 for a summary of the input/output routing between channels.

## Enable Function

The EN_ _ logic inputs enable and disable each set of differential outputs. Connect EN_ 0 to VCC to enable the OUT_O/OUT_D differential output pair. Connect EN_0 to GND to disable the OUT_O/OUT_O differential output pair. The differential output pairs assert to a differential low condition when disabled.

## Applications Information

## Differential Inputs

The MAX9394/MAX9395 inputs accept any differential signaling standard within the specified common-mode voltage range. The fail-safe feature detects commonmode input signal levels and generates a differential output low condition for undriven inputs or when the common-mode voltage exceeds the specified range ( $V_{C M} \geq V_{C C}-0.6 \mathrm{~V}, \mathrm{MAX9394;} \mathrm{~V}_{\mathrm{CM}} \leq 0.6 \mathrm{~V}$, MAX9395). Leave unused inputs unconnected or connect to $\mathrm{V}_{\mathrm{CC}}$ for the MAX9394 or to GND for the MAX9395.

## Power-Supply Bypassing

Bypass each VCC to GND with high-frequency surfacemount ceramic $0.1 \mu \mathrm{~F}$ and $0.01 \mu \mathrm{~F}$ capacitors in parallel as close to the device as possible. Install the $0.01 \mu \mathrm{~F}$ capacitor closest to the device.

## Differential Traces

Input and output trace characteristics affect the performance of the MAX9394/MAX9395. Connect each input and output to a $50 \Omega$ characteristic impedance trace. Maintain the distance between differential traces and eliminate sharp corners to avoid discontinuities in differential impedance and maximize common-mode noise immunity. Minimize the number of vias on the differential input and output traces to prevent impedance discontinuities. Reduce reflections by maintaining the $50 \Omega$ characteristic impedance through connectors and across cables. Minimize skew by matching the electrical length of the traces.

## Output Termination

Terminate LVDS outputs with a $100 \Omega$ resistor between the differential outputs at the receiver inputs. LVDS outputs require $100 \Omega$ termination for proper operation.
Ensure that the output currents do not exceed the current limits specified in the Absolute Maximum Ratings. Observe the total thermal limits of the MAX9394/ MAX9395 under all operating conditions.


Figure 1. Output Transition Time and Propagation Delay Timing Diagram


Figure 2. Test Circuit for $V_{O D}$ and $V_{O S}$

## Cables and Connectors

Use matched differential impedance for transmission media. Use cables and connectors with matched differential impedance to minimize impedance discontinuities. Avoid the use of unbalanced cables.

## 2:1 Multiplexers and 1:2 Demultiplexers with Loopback



Figure 3. Input to Rising/Falling Edge Select and Mux Switch Timing Diagram


Figure 4. Output Active-to-Disable and Disable-to-Active Test Circuit and Timing Diagram

# 2:1 Multiplexers and 1:2 Demultiplexers with Loopback 

Table 1. Input Select Truth Table

| LOGIC INPUTS |  | DIFFERENTIAL OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| LB_SELA | LB_SELB | BSEL | OUTA_/ $\overline{\text { OUTA_}}$ | OUTB / $\overline{\text { OUTB }}$ |
| 0 | 0 | 0 | INA selected | INB0 selected |
| 0 | 0 | 1 | INA selected | INB1 selected |
| 0 | 1 | $X$ | INA selected | INA selected |
| 1 | 0 | 0 | INB0 selected | INB0 selected |
| 1 | 0 | 1 | INB1 selected | INB1 selected |
| 1 | 1 | 0 | INB0 selected | INA selected |
| 1 | 1 | 1 | INB1 selected | INA selected |

$X=$ Don't care.


Figure 5. Output Transition Time, Propagation Delay, and Output Channel-to-Channel Skew Test Circuit

Balanced cables such as twisted pair offer superior signal quality and tend to generate less EMI due to canceling effects.

## Board Layout

Use a four-layer printed circuit (PC) board providing separate signal, power, and ground planes for highspeed signaling applications. Bypass VCC to GND as close to the device as possible. Install termination resistors as close to receiver inputs as possible. Match the electrical length of the differential traces to minimize signal skew.

Table 2. Loopback Select Truth Table

| LB_SEL_ | OUT__- $_{\text {_ }}$ |
| :---: | :---: |
| GND or open | Normal inputs selected. |
| V $C C$ | Loopback inputs selected. |

## 2:1 Multiplexers and 1:2 Demultiplexers with Loopback



Figure 6. Output Channel-to-Channel Skew


## 2:1 Multiplexers and 1:2 Demultiplexers with Loopback



Chip Information
TRANSISTOR COUNT: 1565
PROCESS: Bipolar

## 2:1 Multiplexers and 1:2 Demultiplexers with Loopback

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


# 2:1 Multiplexers and 1:2 Demultiplexers with Loopback 

## Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

